2015-08-21 07:04:50 +00:00
|
|
|
#ifndef GEN_ICOUNT_H
|
2018-02-25 09:25:59 +00:00
|
|
|
#define GEN_ICOUNT_H
|
2015-08-21 07:04:50 +00:00
|
|
|
|
|
|
|
#include "qemu/timer.h"
|
|
|
|
|
|
|
|
/* Helpers for instruction counting code generation. */
|
|
|
|
|
2018-02-24 01:01:15 +00:00
|
|
|
//static int icount_start_insn_idx
|
2018-02-09 19:10:32 +00:00
|
|
|
//static TCGLabel *icount_label;
|
|
|
|
//static TCGLabel *exitreq_label;
|
2015-08-21 07:04:50 +00:00
|
|
|
|
|
|
|
static inline void gen_tb_start(TCGContext *tcg_ctx)
|
|
|
|
{
|
2018-02-09 14:54:01 +00:00
|
|
|
//TCGv_i32 count, flag, imm;
|
2015-08-21 07:04:50 +00:00
|
|
|
TCGv_i32 flag;
|
|
|
|
|
|
|
|
tcg_ctx->exitreq_label = gen_new_label(tcg_ctx);
|
|
|
|
flag = tcg_temp_new_i32(tcg_ctx);
|
|
|
|
tcg_gen_ld_i32(tcg_ctx, flag, tcg_ctx->cpu_env,
|
|
|
|
offsetof(CPUState, tcg_exit_req) - ENV_OFFSET);
|
|
|
|
tcg_gen_brcondi_i32(tcg_ctx, TCG_COND_NE, flag, 0, tcg_ctx->exitreq_label);
|
|
|
|
tcg_temp_free_i32(tcg_ctx, flag);
|
|
|
|
|
|
|
|
#if 0
|
2018-02-09 14:54:01 +00:00
|
|
|
if (!(s->tb->cflags & CF_USE_ICOUNT)) {
|
2015-08-21 07:04:50 +00:00
|
|
|
return;
|
2018-02-09 14:54:01 +00:00
|
|
|
}
|
2015-08-21 07:04:50 +00:00
|
|
|
|
2018-02-09 14:54:01 +00:00
|
|
|
icount_label = gen_new_label(tcg_ctx);
|
|
|
|
count = tcg_temp_local_new_i32(tcg_ctx);
|
|
|
|
tcg_gen_ld_i32(tcg_ctx, count, cpu_env,
|
2015-08-21 07:04:50 +00:00
|
|
|
-ENV_OFFSET + offsetof(CPUState, icount_decr.u32));
|
2018-02-09 14:54:01 +00:00
|
|
|
imm = tcg_temp_new_i32(tcg_ctx);
|
2018-02-24 01:01:15 +00:00
|
|
|
/* We emit a movi with a dummy immediate argument. Keep the insn index
|
|
|
|
* of the movi so that we later (when we know the actual insn count)
|
|
|
|
* can update the immediate argument with the actual insn count. */
|
|
|
|
icount_start_insn_idx = tcg_op_buf_count(tcg_ctx);
|
2018-02-09 14:54:01 +00:00
|
|
|
tcg_gen_movi_i32(tcg_ctx, imm, 0xdeadbeef);
|
|
|
|
|
|
|
|
tcg_gen_sub_i32(tcg_ctx, count, count, imm);
|
|
|
|
tcg_temp_free_i32(tcg_ctx, imm);
|
|
|
|
|
|
|
|
tcg_gen_brcondi_i32(tcg_ctx, TCG_COND_LT, count, 0, icount_label);
|
|
|
|
tcg_gen_st16_i32(tcg_ctx, count, cpu_env,
|
2015-08-21 07:04:50 +00:00
|
|
|
-ENV_OFFSET + offsetof(CPUState, icount_decr.u16.low));
|
2018-02-09 14:54:01 +00:00
|
|
|
tcg_temp_free_i32(tcg_ctx, count);
|
2015-08-21 07:04:50 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gen_tb_end(TCGContext *tcg_ctx, TranslationBlock *tb, int num_insns)
|
|
|
|
{
|
|
|
|
gen_set_label(tcg_ctx, tcg_ctx->exitreq_label);
|
|
|
|
tcg_gen_exit_tb(tcg_ctx, (uintptr_t)tb + TB_EXIT_REQUESTED);
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
if (use_icount) {
|
2018-02-24 01:01:15 +00:00
|
|
|
/* Update the num_insn immediate parameter now that we know
|
|
|
|
* the actual insn count. */
|
|
|
|
tcg_set_insn_param(tcg_ctx, icount_start_insn_idx, 1, num_insns);
|
2015-08-21 07:04:50 +00:00
|
|
|
gen_set_label(icount_label);
|
|
|
|
tcg_gen_exit_tb((uintptr_t)tb + TB_EXIT_ICOUNT_EXPIRED);
|
|
|
|
}
|
|
|
|
#endif
|
2018-02-09 13:50:47 +00:00
|
|
|
|
2018-02-09 14:54:01 +00:00
|
|
|
/* Terminate the linked list. */
|
|
|
|
tcg_ctx->gen_op_buf[tcg_ctx->gen_last_op_idx].next = -1;
|
2015-08-21 07:04:50 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
static inline void gen_io_start(void)
|
|
|
|
{
|
|
|
|
TCGv_i32 tmp = tcg_const_i32(1);
|
|
|
|
tcg_gen_st_i32(tmp, cpu_env, -ENV_OFFSET + offsetof(CPUState, can_do_io));
|
|
|
|
tcg_temp_free_i32(tmp);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gen_io_end(void)
|
|
|
|
{
|
|
|
|
TCGv_i32 tmp = tcg_const_i32(0);
|
|
|
|
tcg_gen_st_i32(tmp, cpu_env, -ENV_OFFSET + offsetof(CPUState, can_do_io));
|
|
|
|
tcg_temp_free_i32(tmp);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif
|