mirrors-yuzu-emu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn synced 2024-11-24 05:58:09 +00:00
Code Issues Projects Releases Packages Wiki Activity

target/riscv: Convert RVXI arithmetic insns to decodetree

Browse source 
we cannot remove the call to gen_arith() in decode_RV32_64G() since it
is used to translate multiply instructions.

Backports commit b73a987b09ad5081123dc6b1e8e6c8305a1c8673 from qemu
This commit is contained in:
Bastian Koppelmann 2019-03-18 16:04:46 -04:00 committed by Lioncash
parent 1024ceb4df
commit 11e2b9c410
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
3 changed files with 193 additions and 9 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

25
qemu/target/riscv/insn32.decode
View file

@ -21,6 +21,8 @@
%rs1 15:5
%rd 7:5
%sh10 20:10
# immediates:
%imm_i 20:s12
%imm_s 25:s7 7:5
@ -30,14 +32,18 @@
# Argument sets:
&b imm rs2 rs1
&shift shamt rs1 rd
# Formats 32:
@r ....... ..... ..... ... ..... ....... %rs2 %rs1 %rd
@i ............ ..... ... ..... ....... imm=%imm_i %rs1 %rd
@b ....... ..... ..... ... ..... ....... &b imm=%imm_b %rs2 %rs1
@s ....... ..... ..... ... ..... ....... imm=%imm_s %rs2 %rs1
@u .................... ..... ....... imm=%imm_u %rd
@j .................... ..... ....... imm=%imm_j %rd
@sh ...... ...... ..... ... ..... ....... &shift shamt=%sh10 %rs1 %rd
# *** RV32I Base Instruction Set ***
lui .................... ..... 0110111 @u
auipc .................... ..... 0010111 @u
@ -57,3 +63,22 @@ lhu ............ ..... 101 ..... 0000011 @i
sb ....... ..... ..... 000 ..... 0100011 @s
sh ....... ..... ..... 001 ..... 0100011 @s
sw ....... ..... ..... 010 ..... 0100011 @s
addi ............ ..... 000 ..... 0010011 @i
slti ............ ..... 010 ..... 0010011 @i
sltiu ............ ..... 011 ..... 0010011 @i
xori ............ ..... 100 ..... 0010011 @i
ori ............ ..... 110 ..... 0010011 @i
andi ............ ..... 111 ..... 0010011 @i
slli 00.... ...... ..... 001 ..... 0010011 @sh
srli 00.... ...... ..... 101 ..... 0010011 @sh
srai 01.... ...... ..... 101 ..... 0010011 @sh
add 0000000 ..... ..... 000 ..... 0110011 @r
sub 0100000 ..... ..... 000 ..... 0110011 @r
sll 0000000 ..... ..... 001 ..... 0110011 @r
slt 0000000 ..... ..... 010 ..... 0110011 @r
sltu 0000000 ..... ..... 011 ..... 0110011 @r
xor 0000000 ..... ..... 100 ..... 0110011 @r
srl 0000000 ..... ..... 101 ..... 0110011 @r
sra 0100000 ..... ..... 101 ..... 0110011 @r
or 0000000 ..... ..... 110 ..... 0110011 @r
and 0000000 ..... ..... 111 ..... 0110011 @r

168
qemu/target/riscv/insn_trans/trans_rvi.inc.c
View file

@ -152,3 +152,171 @@ static bool trans_sd(DisasContext *ctx, arg_sd *a)
return true;
}
#endif
static bool trans_addi(DisasContext *ctx, arg_addi *a)
{
gen_arith_imm(ctx, OPC_RISC_ADDI, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_slti(DisasContext *ctx, arg_slti *a)
{
gen_arith_imm(ctx, OPC_RISC_SLTI, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_sltiu(DisasContext *ctx, arg_sltiu *a)
{
gen_arith_imm(ctx, OPC_RISC_SLTIU, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_xori(DisasContext *ctx, arg_xori *a)
{
gen_arith_imm(ctx, OPC_RISC_XORI, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_ori(DisasContext *ctx, arg_ori *a)
{
gen_arith_imm(ctx, OPC_RISC_ORI, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_andi(DisasContext *ctx, arg_andi *a)
{
gen_arith_imm(ctx, OPC_RISC_ANDI, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_slli(DisasContext *ctx, arg_slli *a)
{
gen_arith_imm(ctx, OPC_RISC_SLLI, a->rd, a->rs1, a->shamt);
return true;
}
static bool trans_srli(DisasContext *ctx, arg_srli *a)
{
gen_arith_imm(ctx, OPC_RISC_SHIFT_RIGHT_I, a->rd, a->rs1, a->shamt);
return true;
}
static bool trans_srai(DisasContext *ctx, arg_srai *a)
{
gen_arith_imm(ctx, OPC_RISC_SHIFT_RIGHT_I, a->rd, a->rs1, a->shamt | 0x400);
return true;
}
static bool trans_add(DisasContext *ctx, arg_add *a)
{
gen_arith(ctx, OPC_RISC_ADD, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sub(DisasContext *ctx, arg_sub *a)
{
gen_arith(ctx, OPC_RISC_SUB, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sll(DisasContext *ctx, arg_sll *a)
{
gen_arith(ctx, OPC_RISC_SLL, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_slt(DisasContext *ctx, arg_slt *a)
{
gen_arith(ctx, OPC_RISC_SLT, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sltu(DisasContext *ctx, arg_sltu *a)
{
gen_arith(ctx, OPC_RISC_SLTU, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_xor(DisasContext *ctx, arg_xor *a)
{
gen_arith(ctx, OPC_RISC_XOR, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_srl(DisasContext *ctx, arg_srl *a)
{
gen_arith(ctx, OPC_RISC_SRL, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sra(DisasContext *ctx, arg_sra *a)
{
gen_arith(ctx, OPC_RISC_SRA, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_or(DisasContext *ctx, arg_or *a)
{
gen_arith(ctx, OPC_RISC_OR, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_and(DisasContext *ctx, arg_and *a)
{
gen_arith(ctx, OPC_RISC_AND, a->rd, a->rs1, a->rs2);
return true;
}
#ifdef TARGET_RISCV64
static bool trans_addiw(DisasContext *ctx, arg_addiw *a)
{
gen_arith_imm(ctx, OPC_RISC_ADDIW, a->rd, a->rs1, a->imm);
return true;
}
static bool trans_slliw(DisasContext *ctx, arg_slliw *a)
{
gen_arith_imm(ctx, OPC_RISC_SLLIW, a->rd, a->rs1, a->shamt);
return true;
}
static bool trans_srliw(DisasContext *ctx, arg_srliw *a)
{
gen_arith_imm(ctx, OPC_RISC_SHIFT_RIGHT_IW, a->rd, a->rs1, a->shamt);
return true;
}
static bool trans_sraiw(DisasContext *ctx, arg_sraiw *a)
{
gen_arith_imm(ctx, OPC_RISC_SHIFT_RIGHT_IW , a->rd, a->rs1,
a->shamt | 0x400);
return true;
}
static bool trans_addw(DisasContext *ctx, arg_addw *a)
{
gen_arith(ctx, OPC_RISC_ADDW, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_subw(DisasContext *ctx, arg_subw *a)
{
gen_arith(ctx, OPC_RISC_SUBW, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sllw(DisasContext *ctx, arg_sllw *a)
{
gen_arith(ctx, OPC_RISC_SLLW, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_srlw(DisasContext *ctx, arg_srlw *a)
{
gen_arith(ctx, OPC_RISC_SRLW, a->rd, a->rs1, a->rs2);
return true;
}
static bool trans_sraw(DisasContext *ctx, arg_sraw *a)
{
gen_arith(ctx, OPC_RISC_SRAW, a->rd, a->rs1, a->rs2);
return true;
}
#endif

9
qemu/target/riscv/translate.c
View file

@ -1981,15 +1981,6 @@ static void decode_RV32_64G(DisasContext *ctx)
imm = GET_IMM(ctx->opcode);
switch (op) {
case OPC_RISC_ARITH_IMM:
#if defined(TARGET_RISCV64)
case OPC_RISC_ARITH_IMM_W:
#endif
if (rd == 0) {
break; /* NOP */
}
gen_arith_imm(ctx, MASK_OP_ARITH_IMM(ctx->opcode), rd, rs1, imm);
break;
case OPC_RISC_ARITH:
#if defined(TARGET_RISCV64)
case OPC_RISC_ARITH_W: