| .. |
|
arm_bxeq_hang.py
|
add test for #118
|
2015-09-07 14:41:55 -07:00 |
|
arm_movr12_hang.py
|
arm: fix #114 by enabling cortex-a15 model. FIXME: enable this on demand with an API
|
2015-09-08 01:08:37 +08:00 |
|
block_test.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
callback-pc.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
crash_tb.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
deadlock_1.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
emu_stop_segfault.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
fpu_ip.py
|
added expect output to fpu_ip.py
|
2015-08-28 23:46:15 -07:00 |
|
fpu_ip64.py
|
chmod +x regress/fpu_ip64.py
|
2015-08-31 23:38:22 +08:00 |
|
fpu_mem_write.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
hang.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
jmp_ebx_hang.py
|
stop emulation when hitting invalid code address. this fixes issue #82
|
2015-09-01 00:17:55 +08:00 |
|
Makefile
|
Fix build of regress/
|
2015-09-04 07:56:35 -04:00 |
|
map_crash.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
map_write.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
mem_exec.c
|
regress: remove (uint8_t*) casts to mem API calls
|
2015-09-07 13:22:26 -04:00 |
|
mem_protect.c
|
regress: remove (uint8_t*) casts to mem API calls
|
2015-09-07 13:22:26 -04:00 |
|
mem_unmap.c
|
regress: remove (uint8_t*) casts to mem API calls
|
2015-09-07 13:22:26 -04:00 |
|
memmap.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
memmap_assert.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
memmap_segfault.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
memmap_segfault2.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
memmap_weirdness.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
mips_branch_delay.py
|
add test for #133
|
2015-09-09 08:27:13 -07:00 |
|
mips_except.py
|
fix regress/mips_except.py
|
2015-09-09 15:32:31 +08:00 |
|
movsd.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
nr_mem_test.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
pshufb.py
|
x86: enable bunch of instructions via CPUID. this fixes issue #91
|
2015-09-02 00:16:45 +08:00 |
|
reg_write_sign_extension.py
|
typo
|
2015-09-04 11:56:14 +08:00 |
|
rep_movsb.c
|
regress: remove (uint8_t*) casts to mem API calls
|
2015-09-07 13:22:26 -04:00 |
|
ro_mem_test.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
sigill.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
sigill2.c
|
rename uchook to uc_hook, ucengine to uc_engine, uc_hook_t to uc_hook_type
|
2015-09-05 11:20:32 +08:00 |
|
sparc64.py
|
chmod +x regress/sparc64.py
|
2015-09-14 09:46:05 +07:00 |
|
sparc_reg.py
|
sparc: do not accept BIGENDIAN mode in samples. more sanity check should be done in the core
|
2015-09-11 14:02:27 +08:00 |
|
timeout_segfault.c
|
regress: remove (uint8_t*) casts to mem API calls
|
2015-09-07 13:22:26 -04:00 |
|
wrong_rip.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_rip2.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_rip3.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_rip4.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_rip_arm.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_sp_arm.py
|
fix file perms
|
2015-08-28 21:05:38 -07:00 |
|
wrong_sp_arm64.py
|
add test for #122
|
2015-09-07 14:40:18 -07:00 |
