mirror of
https://github.com/yuzu-emu/breakpad
synced 2024-11-22 05:03:36 +00:00
[dump_syms][riscv] Update unittest.
Change 4505156 changed the RISCV register names, this change adjusts the unittest to match the new names. Bug: 1432426 Change-Id: I0887d8fc11eec63ab6953ea1a136873591e49286 Reviewed-on: https://chromium-review.googlesource.com/c/breakpad/breakpad/+/4507066 Reviewed-by: Joshua Peraza <jperaza@chromium.org>
This commit is contained in:
parent
5b101544ca
commit
f4a3b346f3
1 changed files with 2 additions and 2 deletions
|
@ -311,8 +311,8 @@ TEST(RegisterNames, X86_64) {
|
|||
TEST(RegisterNames, RISCV) {
|
||||
vector<string> names = DwarfCFIToModule::RegisterNames::RISCV();
|
||||
|
||||
EXPECT_EQ("x0", names[0]);
|
||||
EXPECT_EQ("x31", names[31]);
|
||||
EXPECT_EQ("pc", names[0]);
|
||||
EXPECT_EQ("t6", names[31]);
|
||||
EXPECT_EQ("f0", names[32]);
|
||||
EXPECT_EQ("f31", names[63]);
|
||||
EXPECT_EQ("v0", names[96]);
|
||||
|
|
Loading…
Reference in a new issue