mirrors-yuzu-emu/unicorn
1
0
Fork 0
mirror of https://github.com/yuzu-emu/unicorn synced 2024-11-24 07:28:13 +00:00
Code Issues Projects Releases Packages Wiki Activity

RISC-V: Update load reservation comment in do_interrupt

Browse source 
Backports commit d9360e96885dbd69ce4aa925d1701c7a10cf54ae from qemu
This commit is contained in:
Michael Clark 2019-03-19 23:53:34 -04:00 committed by Lioncash
parent d3dbcb6dfc
commit b247ee234d
No known key found for this signature in database
GPG key ID: 4E3C3CC1031BA9C7
1 changed files with 7 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
qemu/target/riscv/cpu_helper.c
View file

@ -531,7 +531,13 @@ void riscv_cpu_do_interrupt(CPUState *cs)
((async && (env->mtvec & 3) == 1) ? cause * 4 : 0); ((async && (env->mtvec & 3) == 1) ? cause * 4 : 0);
riscv_cpu_set_mode(env, PRV_M); riscv_cpu_set_mode(env, PRV_M);
} }
/* TODO yield load reservation */
/* NOTE: it is not necessary to yield load reservations here. It is only
* necessary for an SC from "another hart" to cause a load reservation
* to be yielded. Refer to the memory consistency model section of the
* RISC-V ISA Specification.
*/
#endif #endif
cs->exception_index = EXCP_NONE; /* mark handled to qemu */ cs->exception_index = EXCP_NONE; /* mark handled to qemu */
} }